

# HUGHES MICROELECTRONICS LIMITED

## CMOS Digital Frequency Synthesizer

HCTR 0320/0320A

ISSUE 1

AUGUST 1977


20096

### DESCRIPTION

The HCTR0320 is a CMOS LSI programmable divide by N counter with a phase/frequency detector for frequency synthesis or phase locked loop (PLL) applications. A minimum PLL system can be made using the HCTR0320, a reference oscillator and divider, low pass filter, and voltage controlled oscillator (VCO). More complex systems may use mixers, frequency multipliers, or a dual modulus prescaler. Most system designs constrain the VCO to oscillate at N times the divided reference oscillator frequency ( $f_{REF}$ ) so changing N by  $\Delta N$  changes the VCO frequency by the product  $(\Delta N) \cdot (f_{REF})$ . Thus multiple VCO frequencies can be generated from only one reference oscillator crystal by varying N. This method results in VCO frequencies which have the same fractional error as the reference crystal oscillator frequency.

### FEATURES

- HIGH FREQUENCY OPERATION (8MHz)
- LOW POWER CMOS
- ON CHIP PHASE/FREQUENCY DETECTOR
- BCD AND/OR BINARY INPUTS FOR N
- ON CHIP ADDER TO PROVIDE OFFSET
- N PROGRAMMABLE FROM 3 TO 1023
- VCO SIGNAL PRECONDITIONING
- OUTPUT FROM - N COUNTER IS PROVIDED
- POLARITY CONTROL ON VCO CORRECTION SIGNAL



**MASTER COPY**

ABSOLUTE MAXIMUM RATINGS	SYM.	VALUE	UNIT
DC Supply Voltage	V <sub>DD</sub>	+ 15 to -0.3	V <sub>dc</sub>
Input Voltage, All Inputs	V <sub>in</sub>	V <sub>DD</sub> to -0.5	V <sub>dc</sub>
DC Current Drain Per Pin, All Inputs*	I	10	mA <sub>dc</sub>
DC Current Drain Per Pin, All Outputs*	I	20	mA <sub>dc</sub>
Operating Temperature Range	T <sub>A</sub>	40 to 85°C	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Power Dissipation	P <sub>d</sub>	600 (plastic pkg) 700 (ceramic pkg)	mW

\* Protection diodes forward biased

## EXPLANATION OF BLOCK DIAGRAM


**Adder/Decoder** - This block adds a three digit BCD number ( $N_{BCD}$ ) to a 7 bit binary number ( $N_{BIN}$ ) to provide a sum equal to the division integer ( $N$ ). Each decade of BCD inputs is restricted to valid BCD numbers, zero through nine. The Binary and BCD inputs require full swing signals such as those achieved by SPDT switches or CMOS logic. Positive logic is used.

**Programmable Divider** - This circuit utilizes a continuously recycling presettable down counter to output a waveform of frequency  $f_{VCO}/N$  at a duty cycle of  $1/N$ .  $f_{VCO}$  (fast) is the only TTL compatible input and should be used when fast rise and fall times are available and/or maximum speed is required. For input signals with slow rise and fall times such as sine waves, the  $f_{VCO}$  (slow) input provides signal preconditioning through a Schmitt Trigger in order to obtain proper rising and falling edges for the digital circuitry. However, the additional circuitry does restrict the maximum operating frequency. The unused  $f_{VCO}$  input must be connected to  $V_{DD}$  (+). Either  $f_{VCO}$  input will accept low frequencies. However, in order to obtain high operating frequencies, dynamic circuitry is used and thus the minimum guaranteed  $f_{VCO}$  input frequency is 5 KHz.


**Phase/Frequency Detector** - This block compares the divider output ( $f_{VCO}/N$ ) with an external reference frequency ( $f_{REF}$ ) and generates a correction signal. When the VCO correction output goes from the floating state (NMOS and PMOS switches-off) to  $V_{DD}$  (+) or  $GND$  (-), the indication is that the leading edges of the two input signals do not occur simultaneously. The leading edge of one signal triggers the correction pulse and the leading edge of the other signal resets the output to the floating state (Refer to Timing Diagram). Therefore, the width of the correction pulse is proportional to the time difference between the leading edges. As the two signals approach equal frequency and phase, the width of the pulse becomes narrower and narrower and the two signals are in "lock". The Polarity input should be tied to  $V_{DD}$ (+) if the VCO correction output voltage should decrease to cause an increase in the VCO frequency.

MASTER COPY

CMOS DIGITAL FREQUENCY SYNTHESIZER BLOCK DIAGRAM





CMOS DIGITAL FREQUENCY SYNTHESIZER BLOCK DIAGRAM



ELECTRICAL SPECIFICATIONS - Unless otherwise specified T = -40°C to 85°C V<sub>DD</sub> tolerance = ± 5%

D C CHARACTERISTICS	SYMBOL	CONDITIONS	V <sub>DD</sub>	MIN	MAX	UNITS
Supply Voltage	V <sub>DD</sub>	HCTR 0320		4.5	13	V
Input Levels		HCTR 0320A		4.5	10	V
BCD and Binary Switches	"1"	V <sub>IH</sub>	5	4.75	5	V
	"0"	V <sub>IL</sub>	10	9.75	10	V
(50 KΩ Impedance required)	"1"	V <sub>IH</sub>	5	.0	.25	V
	"0"	V <sub>IL</sub>	10	0	.25	V
f <sub>VCO</sub> (Fast)	"1"	V <sub>IH</sub>	5	3.5	5	V
	"0"	V <sub>IL</sub>	10	7	10	V
	"1"	V <sub>IH</sub>	5	0	.4	V
	"0"	V <sub>IL</sub>	10	0	1.0	V
f <sub>VCO</sub> (Slow), f <sub>REF</sub>	"1"	V <sub>IH</sub>	5	4.5	5	V
	"0"	V <sub>IL</sub>	10	9	10	V
	"1"	V <sub>IH</sub>	5	0	.5	V
	"0"	V <sub>IL</sub>	10	0	1.0	V
Input Leakage Current (except BCD and Binary inputs)	I <sub>L</sub>	To either V <sub>DD</sub> or GND	5	—	1	μA
			10	—	2	μA
Input Capacitance	C <sub>L</sub>	(Typical)			5	pf
Output Impedance, f <sub>VCO</sub> /N and VCO Correction	R <sub>on</sub>	Within 1 Volt of supply	5	—	500	Ω
	R <sub>off</sub>		10	—	360	Ω
				5	—	MΩ
A C CHARACTERISTICS (NOT 100% PRODUCTION TESTED)						
Supply Current	I <sub>DD</sub>	f <sub>VCO</sub> = 1 MHz N = 100	5	—	.5	mA
Inputs			10	—	1.0	mA
f <sub>VCO</sub> (Fast)						
frequency	F <sub>VCO</sub>		5	.005	3.5M	MHz
			10	.010	8	MHz
pulse width	P <sub>WH</sub> P <sub>WL</sub>	50% to 50%	5	120	100	μs
			10	.055	50	μs
rise & fall time	t <sub>r</sub> , t <sub>f</sub>	10% to 90%	5	—	100	ns
			10	—	50	ns
f <sub>VCO</sub> (Slow)						
frequency	f <sub>VCO</sub>		5	.005	2.5	MHz
			10	.010	5	MHz
pulse width	P <sub>WH</sub> P <sub>WL</sub>	50% to 50%	5	200	100	μs
			10	100	50	μs
rise & fall time	t <sub>r</sub> , t <sub>f</sub>	10% to 90%	5	No limit		
			10			
f <sub>REF</sub>						
pulse width	P <sub>WH</sub> P <sub>WL</sub>	50% to 50%	5	300	—	ns
			10	150	—	ns
rise & fall time	t <sub>r</sub> , t <sub>f</sub>	10% to 90%	5	—	1	μs
			10	—	1	μs
Outputs						
f <sub>VCO</sub> (Slow) to f <sub>VCO</sub> /N propagation delay, falling edge to rising edge	t <sub>pH</sub>	50% to 50% C <sub>L</sub> = 10 pf	5	—	750	ns
			10	—	420	ns
falling edge to falling edge	t <sub>pL</sub>	50% to 50% C <sub>L</sub> = 10 pf	5	—	680	ns
			10	—	375	ns
f <sub>VCO</sub> (fast) to F <sub>VCO</sub> /N propagation delay, falling edge to rising edge	t <sub>pH</sub>	50% to 50% C <sub>L</sub> = 10 pf	5	—	360	ns
			10	—	250	ns
falling edge to falling edge	t <sub>pL</sub>	50% to 50% C <sub>L</sub> = 10 pf	5	—	315	ns
			10	—	270	ns

MASTER COPY




FREQUENCY — f<sub>VCO</sub> (KHz)

+ N



MASTER COPY



- NOTES: 1. ONLY POSITIVE TRANSITIONS OF f<sub>REF</sub> AND f<sub>VCO</sub> ARE SHOWN. CIRCUIT OPERATION IS INDEPENDENT OF DUTY CYCLES.  
2. POLARITY SENSE IS TIED TO V<sub>DD</sub>